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HIGH VOLTAGE GAIN DC /DC POWER
ELECTRONIC CONVERTERS

cated design features of previous approaches . Aspects of the
invention further permit provide for a converter that pro
vides lower input current ripple while preventing the rapid

CROSS -REFERENCE TO RELATED

increase of output impedance in the event the number of VM

5 stages is increased , resulting in increased efficiency, greater
control over regulating output voltage , and greater system
This application claims the benefit of U .S . Provisional reliability .
Application Ser. No. 62 /206 , 035 , filed Aug. 17 , 2015 , and
A high gain DC /DC power converter embodying aspects
APPLICATIONS

U . S . Provisional Application Ser. No . 62/ 206 , 041, filed Aug .
of the invention has an input terminal adapted for connection
17, 2015 , the entire disclosures of which are incorporated 10 to a power source and an output terminal adapted for
herein by reference for all purposes.
connection to a load . The DC /DC power converter includes
a boost cell electrically connected to the input terminal for
BACKGROUND
receiving a DC input voltage from the input terminal. The

cell has a switch , a primary winding , and a boost diode
With increased penetration of renewable energy sources 15 boost
and operates the switch according to a switching sequence to
and energy storage , high gain DC /DC power electronic
converters find increased applications in , for example , green
energy systems. They can be used to interface low voltage
sources like fuel cells , photovoltaic ( also called PV or solar)

alternately energize the primary winding to the input voltage

and to discharge the primary winding through the boost
diode . A voltage multiplier (VM ) cell electrically connected

panels, batteries , and the like with a high voltage (e . g ., 400 20 to the boost cell has a secondary winding , a multiplier
V ) bus in a DC microgrid system . These converters also find
capacitor, and a multiplier diode. The secondary winding of

applications in different types of electronic equipment such the VM cell is coupled to the primary winding of the boost
as high -intensity -discharge (HID ) lamps for automobile
cell for charging the multiplier capacitor through the mul
headlamps, servo-motor drives, X -ray power generators , tiplier diode to a DC output voltage greater than the input
computer periphery power supplies , and uninterruptible 25 voltage when the primary winding is energized and dis
charging the multiplier capacitor when primary winding is
power supplies (UPS ).
Conventional DC /DC converter topologies feature vary
discharged . The converter also includes an output capacitor
ing levels of integration between commonly used topolo

electrically connected to the VM cell for providing an

gies, such as boost and flyback topologies, in order to
electrical output to the output terminal. The output capacitor
provide a high - gain . However, each proposed topology is 30 is charged to the output voltage by the multiplier capacitor

deficient in requiring at least one of the following: a large

when the multiplier capacitor is discharged .

or a discontinuous current input.

distribution network connected to an AC grid network using

inductor ripple current due to a high duty cycle requirement,

In an aspect, a system provides DC power to a DC

To achieve high voltage gains , classical boost and buck - a power converter network . The system includes a DC
boost converters require large switch duty ratios. Large duty 35 generation system providing generated power and a power
cycles result in high current stress in the boost switch . The
converter network receiving the power from the DC gen

maximum voltage gain that can be achieved is constrained
by the parasitic resistive components in the circuit and the

efficiency is drastically reduced for large duty ratios. There

eration system . The DC generation system has a plurality of

generation modules and provides the generated power via an

output terminal of each generation module. And the power

are diode reverse recovery problems because the diode 40 converter network has a plurality of power converters each
conducts for a short period of time. Also the high current and
connected to the output terminal of one of the generation
output voltage along with large current ripples would further modules . The system also includes a DC distribution net
degrade the efficiency of the converter. Typically high fre - work connected in parallel with the power converters that

quency transformers or coupled inductors are used to

receives the power from the power converter network for

achieve high voltage conversion ratios. The transformer 45 distribution to an AC grid network . According to this aspect,

design is complicated and the leakage inductances increase

the power converter network is configured to provide unin

for achieving larger gains , as the design requires higher

terrupted DC power to the DC distribution network inde

number of winding turns. Increased leakage inductance
leads to voltage spikes across the switches and voltage

pendent of the status of the AC grid network .
A non -isolated DC /DC power converter embodying

clamping techniques are required to limit voltage stresses on 50 aspects of the invention provides high voltage gain using
the switches. Implementing these design features results in
a more complicated design .
Therefore, there is a need for a high - gain DC /DC power
electronic converter that is energy efficient and cost - effec tive without the limitations as described above and that 55

integrated voltage multiplier (VM ) stages. The power con

verter has first and second boost stages and first and second

VM stages. The first boost stage performs, according to a

first control signal, a first sequence that includes a first
storing sequence and a first releasing sequence . The second
boost stage, which is electrically connected with the first
boost stage, performs, according to a second control signal,

benefits from a continuous input current.
a second sequence that is distinct from the first sequence and
SUMMARY
that includes a second storing sequence and a second releas
Briefly, aspects of the present invention provide high gain 60 ing sequence. The first VM stage is electrically connected in
DC /DC power conversion . In an aspect , a non - isolated

parallel between the first boost stage and the second boost

DC /DC power converter provides high voltage gain using

stage and includes a first diode and a first capacitor . The

integrated voltage multiplier (VM ) stages. And a topology second VM stage is electrically connected in series between
embodying aspects of the invention comprises a boost cell the first diode and the first boost stage and includes a second
integrated with a VM cell. Advantageously , such a power 65 diode and a second capacitor. According to an aspect of the
converter permits better integration of renewable energy
invention , the first VM stage receives energy from the first
sources into a DC microgrid without requiring the compli- boost stage during the first storing sequence and the second
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VM stage receives energy from the second boost stage and
from the first capacitor of the first VM stage during the
second releasing sequence .

Corresponding reference characters indicate correspond

ing parts throughout the drawings .

In another aspect, a method provides non -isolated DC /DC

power using integrated VM stages. The method includes 5

charging first and second storage components from an input
source during a first mode of operation . The first storage

component is electrically connected to the second storage

DETAILED DESCRIPTION
Aspects of the present invention relate to the fields of
power electronic converters, more specifically, to DC /DC

converters for use with energy generation modules. The new

component by a first VM stage and the first mode of and improved high - gain DC /DC converter described herein
operation reverse biases the first VM stage. The method also 10 may be employed with a photovoltaic (PV ) panel for solar
includes forward biasing the first VM stage during a second
generation , or with a turbine for wind generation , resulting
mode of operation to discharge the first storage component in high voltage gain during renewable energy generation .

through the forward biased first VM stage and to reverse bias

The approaches illustrated herein avoid excessive distribu

a second VM stage electrically connected to the first VM

tion of power electronic circuitry and do not require large

stage . In addition , the method includes forward biasing the 15 electrolytic capacitors . Therefore , advantages are realized ,

second VM stage during a third mode of operation to
discharge the second storage component through the for ward biased second VM stage and to reverse bias the first

including lower overall system costs , simplicity , improved
reliability , and a faster return on investment.
FIG . 1 is a block diagram illustrating an exemplary

VM stage . Further , the method includes supplying an output

topology for a converter having a boost topology integrated

voltage to a load by an output capacitor. In this aspect, the 20 with a voltage multiplier (VM ) topology , according to an
output capacitor is electrically connected to the first and
embodiment of the present invention . FIG . 1 illustrates a

second VM stages by an output diode that is forward biased
during the third mode of operation for charging the output
capacitor.

high gain DC /DC power converter 100 having an input
terminal 103 adapted for connection to a power source 106
(see FIG . 2 ) and an output terminal 109 adapted for con

Other objects and features will be in part apparent and in 25 nection to a load 112 ( see FIG . 2 ). The converter 100 has a

boost cell 115 electrically connected to the input terminal
103 for receiving a DC input voltage from the input terminal
BRIEF DESCRIPTION OF THE DRAWINGS
103 and cascaded with a VM cell 118 .
In the illustrated embodiment, the boost cell 115 includes
FIG . 1 is a block diagram of a converter topology with a 30 a switch 121, a primary winding 124, and a boost diode 127.
boost topology integrated with a voltage multiplier ( VM )
The boost cell 115 operates the switch 121 according to a
topology according to an embodiment of the present inven - switching sequence to alternately energize the primary
winding 124 to the input voltage and to discharge the
tion .
FIG . 2 is an exemplary circuit diagram of the converter of primary winding 124 through the boost diode 127 .
part pointed out hereinafter.

FIG . 1 .

FIG . 3 is an exemplary circuit diagram of a general

topology for the inventive high -gain DC /DC converter

according to an embodiment of the present invention .

FIG . 4 depicts the waveforms for the topology of FIG . 3 .
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The high gain DC /DC power converter 100 further com
prises the VM cell 118 electrically connected to the boost

cell 115 . As shown, VM cell 118 comprises a secondary

winding 130 , a multiplier capacitor 133 , and a multiplier

diode 136 . The secondary winding 130 of VM cell 118 is

FIGS. 5A -5C are exemplary circuit diagrams describing 40 coupled to primary winding 124 of boost cell 115 for

the modes of operation of a converter topology according to

charging the multiplier capacitor 133 through the multiplier

an embodiment of the present invention .

diode 136 to a DC output voltage greater than the input

FIGS. 6A -6C are exemplary circuit diagrams describing

voltage when the primary winding 124 is energized and

the modes of operation of a converter topology according to
discharging the multiplier capacitor 133 when primary
45 winding 124 is discharged
another embodiment of the present invention .
FIG . 7 is a schematic diagram of a photovoltaic (PV )
FIG . 2 is an exemplary circuit diagram illustrating addi
system with the inventive high - gain DC /DC converters
according to an embodiment of the present invention .
FIG . 8 is a block diagram of a converter topology with a

tional features of the converter 100 . In FIG . 2 , an output
capacitor 139 electrically connected to VM cell 118 provides
an electrical output to the output terminal 109 . The output

ogy integrated with a voltage multiplier (VM ) topology

sequence further comprises a releasing sequence in which

boost topology integrated with a voltage multiplier ( VM ) 50 capacitor 139 is charged to the output voltage by the
topology according to another embodiment of the present multiplier capacitor 133 when the multiplier capacitor 133 is
invention .
discharged . In this embodiment, the high gain DC /DC
FIGS. 9A -9Care exemplary circuit diagrams of the converter 100 implements a switching sequence that
converter of FIG . 8 depicting three modes of operation for includes a storing sequence in which switch 121 conducts
a non - isolated DC /DC power converter with a boost topol- 55 thus energizing primary winding 124 . The switching
according to one embodiment of the present invention .

FIG . 10 depicts a non -isolated DC /DC power converter

with a boost topology integrated with a VM topology

switch 121 does not conduct thus discharging primary

winding 124. In another embodiment, output capacitor 139
charges during the releasing sequence , and the charge is

according to another embodiment of the present invention . 60 based on the current conducted by boost cell 115 , and the
FIG . 11 depicts a non -isolated DC /DC power converter
charge is provided by the multiplier capacitor 133 of VM
with a boost topology integrated with a VM topology
cell 118 .
according to yet another embodiment of the present inven
FIG . 3 is an exemplary circuit diagram according to
another embodiment of the invention . In this embodiment, a
tion .

FIG . 12 depicts a method for providing non - isolated 65 high - gain DC /DC converter 145 includes a boost cell 148

DC /DC power using integrated VM stages according to an

cascaded with a VM cell 151. The boost cell 148 comprises

embodiment of the present invention .

first and second boost segments, including switches 121a

US 9 ,929 ,654 B2
and 121b and primary windings 124a and 124b as previ

a conduction path to release itself. One simple solution

VM cell 151 comprises first and second VM segments, each

boost cell 148 and before voltage multiplier cell 151 con

ously described . In addition , boost cell 148 as shown in FIG .
3 further comprises boost diode 127 . As shown in FIG . 3 ,

comprises, in an embodiment, adding a boost diode 127 in
the second boost segment, and an active snubber between

of which comprises a distinct secondary winding 130 ( e . g ., 5 necting boost diode 127 of the first boost segment and the
secondary windings 130a and 130b ) . The VM cell 151 also
corresponding boost diode 127 of the second boost segment

includes multiplier diode 136 and multiplier capacitor 133 .

together, resulting in a connection to voltage multiplier cell

And the converter 145 further comprises output capacitor

151 . The added boost diode 127 in the second boost segment

conducts during switching transitions when S , turns ON and

139.

With further reference to FIG . 3, as will be further 10 also when S , turns OFF. In both cases, added boost diode

described , when switch 121a is turned ON , primary winding

127 clamps the drain of S , to the output voltage . If a lower

124a ( e. g., the magnetizing inductor of a transformer ) of the
boost cell 148 is energized . At the same time, the secondary
windings 130a and 130b (e. g ., the secondary side of the
transformer or coupled inductors ) of VM cell 151 charge 15
multiplier capacitor 133 through multiplier diode 136 with a

clamping voltage is required , then in an embodiment,
another capacitor at the connection between the boost diodes
127 and the voltage multiplier cell 151 is added , reducing
the clamping voltage to V / ( 1 + 2N ) .
FIGS. 5A -5C are circuit diagrams describing the modes

spiky current. In an embodiment,multiplier capacitor 133 is
charged through multiplier diode 136 via secondary wind ings 130a and 130b with a spiky current to a voltage value
comprising N * Vin , representing the turns ratio between the 20

of operation of a converter topology embodying aspects of
the present invention . In the illustrated embodiment, a high
gain DC /DC converter 155 comprises a boost cell 158
having a first boost segment that performs a first sequence

switch 121a is turned OFF, boost diode 127 conducts, and a
boost- type mechanism charges output capacitor 139 and

with the first boost segment that performs a second sequence
according to a second control signal. The first sequence

primary and secondary windings of the transformer ( N )
multiplied by the voltage input (Vin ) at the source 106 . When
discharges multiplier capacitor 133 .

In an embodiment, S . ( switch 121a of the first boost
segment ) is left ON while S , ( switch 121b of the second
boost segment ) is turned OFF, as will be further described
herein . The voltage gain of the topology is ( 1 + N )/ ( 1 - D ),

according to a first control signal. The boost cell 158 also has
a second boost segment electrically connected in parallel

25 includes a first storing sequence and a first releasing

sequence and the second sequence includes a second storing
sequence and a second releasing sequence . In another
embodiment, the first sequence is distinct from the second
sequence . In yet another embodiment, the first storing

with (N ) defined as above, and (D ) defined as the duty cycle . 30 sequence includes the second releasing sequence , and the
The voltage gain of the topology is much better than a

second storing sequence includes the first releasing

conventional boost converter. The converter 145 of FIG . 3 sequence . In addition , the converter 145 of FIGS. 5A - 5C
improves upon the converter 100 of FIG . 2 by adding a
includes a VM cell 161 having first and second VM seg
second phase , namely, the second boost segment. The sec - ments , each of which comprises a distinct secondary wind
ond boost segment contributes to the input current measured 35 ing 130 . The VM cell 161 also includes multiplier diode 136
at input terminal 103 as well as the input current measured
and multiplier capacitor 133 .
at VM cell 151. In an embodiment, S , and S , are turned ON
The high gain DC /DC power converter 155 depicted in
180° out of phase from each other with duty cycles that are
FIGS. 5A -5C has three modes of operation : 1 ) S , ( switch
larger than 0 .5 .
121 of the first boost segment) is ON and S , ( switch 121 of
FIG . 4 depicts exemplary voltage and current waveforms 40 the second boost segment) is ON ; 2 ) S ( switch 121 of the

for the circuit topology of FIG . 3 , according to an embodiment of the present invention . When both switches S , and

first boost segment) is ON and S , ( switch 121 of the second
boost segment ) is OFF ; and 3 ) S , (switch 121 of the first

S2, such as switches 121a and 121b of the first and second
boost segments , respectively , are in an ON position , the

boost segment) is OFF and S2 ( switch 121 of the second
boost segment) is ON .

diode 136 are OFF . When S , is turned OFF,boost diode 127

mode of operation , the magnetizing inductances of the

One can select N = 2 and D = 0 .75 to achieve a voltage gain of
121a and 121b only see a reduced voltage of ( 1 + 2N ) when

to an embodiment of the present invention .When S , (switch
121a of the first boost segment) is turned ON , multiplier
diode 136 is conducting. In this mode , the energy stored in

magnetizing inductance of transformers comprising Ti , 45 FIG . 5A depicts the first mode of operation as described
(primary winding 124a of the first boost segment ) and T20
above according to an embodiment of the invention . As
(primary winding 124b of the second boost segment ) get described above, the first mode of operation occurs when
energized . At the same time, boost diode 127 and multiplier
switches S , and S , are in an ON position . During the first
conducts, multiplier capacitor 133 is discharged , and output 50 transformers comprising secondary windings 130a and 130b
capacitor 139 is charged . When S , is turned OFF,multiplier
are energized by source 106 . At the same time, boost diodes
diode 136 conducts and charges multiplier capacitor 133 . In
127a and 127b are OFF, and multiplier capacitor 133 , output
an embodiment, the input terminal 103 current is continuous
capacitor 139 , as well as a boost cell output capacitor 164 ,
with a small ripple that is twice the switching frequency . The
are not charged or discharged .
voltage transfer ratio is ( 1 + 2N )/ ( 1 - D ), which is quite high . 55 FIG . 5B depicts the second mode of operation according
20 . Another advantage of this topology is that the switches
they are OFF. In addition , since there are two phases in

the magnetizing inductance of the second boost segment

parallel on the input terminal 103 side, the current stress of 60 flows through the primary side winding 124b of the second

boost segment, i.e ., T2p . The multiplier diode 136 is con
ducting ; therefore , the boost cell output capacitor 164 is
leakage inductance issues . Although not shown in FIG . 4 , discharging and multiplier capacitor 133 is charging .
the leakage inductances of each transformer comprising the
FIG . 5C depicts the third mode of operation according to
primary winding 124 and the secondary winding 130 should 65 an embodiment of the present invention . During the third
not be neglected . For example , when S , is turned OFF, the mode of operation , S . (switch 121a of the first boost seg
energy stored in the leakage inductance of T2 needs to find ment ) is OFF and S2 (switch 121b of the second boost
the switches 121a and 121b is reduced .

Aspects of the invention also address certain potential
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segment) is ON . Also , during the third mode of operation
comprising secondary windings 130a and 130b of VM cell
boost diode 127a of the first boost segment is ON as well as 181 are energized by source 106 . At the same time, the
an output diode 167 . Therefore , part of the energy stored in additional diodes 184, 187, multiplier diode 136 , and output
the magnetizing inductance of the first boost segment diode 167 are OFF . Furthermore, each of the capacitors of
charges boost cell output capacitor 164 . The rest of the 5 the second topology, namely, additional capacitors 190, 193 ,
energy stored in the magnetizing inductance of the first boost multiplier capacitor 133, and output capacitor 139 , are not
segment charges output capacitor 139 . Additionally, the charged or discharged .
boost diode 127b of the second boost segment of boost cell
FIG . 6B depicts the second mode of operation according
158 conducts during the short discharge period of the to an embodiment of the present invention . In this second
leakage inductance of inductors comprising the boost and mode, part of the energy stored in the magnetizing induc
VM segments .
tance of the second boost segment flows through diode 184 ,
In an embodiment, the first boost and VM segments are capacitor 190 , and S , (switch 121a of the first boost seg
embodied by a first transformer and the second boost and ment). Therefore , capacitor 190 is charged . At the same
VM segments are embodied by a second transformer. 151 time, the other part of the energy stored in the magnetizing
Because the boost diode 127b of the second boost segment inductance of the second boost segment flows through
conducts during the short discharge period of the leakage capacitor 193 , multiplier diode 136 , multiplier capacitor
inductance of the first transformer and the second trans133 , and S , . Therefore , capacitor 193 is discharged and
former, this boost diode 127b clamps the voltage of the multiplier capacitor 133 is charged .
corresponding switch S , to boost cell output capacitor 164 . 20 FIG . 6C depicts the third mode of operation according to
The transfer functions at each of the boost cell output an embodiment of the present invention. During the third
capacitor 164 ( depicted as C , below ), multiplier capacitor mode of operation , S . ( switch 121a of the first boost seg
) is OFF and S , (switch 121b of the second boost
133 (C2), and output capacitor 139 (Cout) as a function of the ment
segment) is ON . Also , during the third mode of operation
voltage at the power source 106 (Vin ) are as follows :
additional diode 187 is ON and output diode 167 is ON .
Therefore , part of the energy stored in the magnetizing

N + 1V
2N + 2
- Vin
Cout = 11 - 0
1 - d ' in : V Cu
a

inductance of the first boost segment discharges capacitor

190 and charges capacitor 193 . The rest of the energy stored

in the magnetizing inductance of the first boost segment

multiplier capacitor 133 and charges output
Where d the duty cycle and N is the turns ratio , as described 30 discharges
capacitor 139 . The transfer functions at each of capacitor
above .
190 (depicted as C , below ), capacitor 193 (C2), multiplier
FIGS. 6A -6C are circuit diagrams describing the modes capacitor
133 (CZ), and output capacitor 139 (C4) as a
of operation of another exemplary topology embodying
function
of
aspects of the present invention . In the illustrated embodi follows: the voltage at the power source 106 (Vin ) are as

ment, a high gain DC /DC converter 175 comprises a boost 35
cell 178 having a first boost segment that performs a first
sequence according to a first control signal and a second

boost segment electrically connected in parallel with the first

boost segment and performing a second sequence according

to a second control signal. In this instance , the first sequence 40

Vc _= 1 1- . Vc2 -= 1 -2 '. Vcz
V =_ N1 -+ 3 :. VC4Vin _= 2N1 -+d4

includes a first storing sequence and a first releasing
sequence and the second sequence includes a second storing
sequence and a second releasing sequence. In another
embodiment, the first sequence is distinct from the second

Where d and N are defined as described above .
FIG . 7 is a schematic diagram of a photovoltaic (PV )
system 210 embodying aspects of the invention . As illus
trated , the PV system 210 includes one or more high - gain

second storing sequence includes the first releasing

that improves overall system performance by isolating indi

ing 130a and 130b . The VM cell 181 also includes multiplier
diode 136 and multiplier capacitor 133 . The converter 175 of

DC voltage of the panel 218 to a higher voltage ( e. g ., 400 V
DC ) . At the same time, each converter 215 is configured to

FIGS. 6A -6C has three modes of operation : 1) S , ( switch
121a of the first boost segment) is ON and S , (switch 121b

DC /AC inverter 224 . In an embodiment, each DC /DC
converter 215 is mounted directly under each panel 218 . In

the first boost segment) is ON and S , (switch 121b of the

ever is most convenient.

sequence . In yet another embodiment, the first storing 45 DC /DC converters 215 according to an embodiment of the
sequence includes the second releasing sequence , and the present invention. FIG . 7 depicts a DC parallel architecture

sequence . In addition, the converter 175 of FIGS . 6A -6C
vidual PV panels 218 . In system 210 , each individual PV
includes a VM cell 181 having first and second VM seg - panel 218 is equipped with a corresponding high - gain
ments, each of which comprises a distinct secondary wind - 50 DC /DC power electronic converter 215 thatboosts the lower

FIGS. 6A -6C further comprises additional diodes 184 and perform maximum power point tracking (MPPT) during
187 and additional capacitors 190 and 193 .
power conversion . Each output 221 of each DC /DC con
The high gain DC /DC power converter 175 depicted in 55 verter 215 is placed in parallel and then fed to a central

of the second boost segment) is ON ; 2 ) S , (switch 121a of

another embodiment, each converter 215 is mounted wher

second boost segment) is OFF; and 3 ) S , (switch 121a of the 60 In an embodiment, the system 210 illustrated in FIG . 7 is
first boost segment) is OFF and S , ( switch 121b of the configured to provide DC power to a DC distribution
se
second boost segment ) is ON .
network 402 that is also connected to an AC grid network
FIG . 6A depicts the first mode of operation described 405 through the use of a power converter network compris
above according to an embodiment of the present invention .

ing a number of network connected converters 215 . The

S , and S , are in an ON position . During the first mode of
operation , the magnetizing inductances of the transformers

ing generated power, the DC generation system comprising
a plurality of generation modules or the like, such as PV

The first mode of operation occurs when switches switches 65 system 210 comprises a DC generation system 227 provid
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panels 218 . The DC generation system provides the gener
ated power via output terminals 221 .

The system 210 further comprises a power converter

network , which has a number of network connected con

embodiment, the inductors are selected such that ripple

current is between 20 % and 40 % of output current.
Referring further to FIG . 9A , power converter 250 further
comprises the VM stage 253 electrically connected in par

verters 215 that receive the power from the DC generation 5 allel between the first boost segment 274 and the second

system 227 , and each converter 215 is connected to a boost segment 277 . As shown , the segments of VM stage
generation module output terminal. The system 210 also
253 each includes a diode and corresponding capacitor and
comprises a DC distribution network that receives the power
are connected in series relative to each other. The first VM
from the power converter network for distribution to an AC
stage 259 receives energy from the first boost stage 274
grid network 230 , the DC distribution network being con - 10 during the first storing sequence and the second VM stage
nected in parallel with each power converter 215 comprising
262 receives energy from the second boost stage 277 and
the power converter network . Furthermore , the power con from capacitor C , of the first VM stage 259 during the
verter network of the system 210 is configured to provide second releasing sequence . As depicted by the illustrated

uninterrupted DC power to the DC distribution network

topology , the power converter 250 further comprises, addi

sion , and high power load components , and the like . In

converter 250 according to an embodiment of the present

another embodiment, the DC distribution network further

invention . It is to be understood that, although five VM

network 230 via a common connection . In yet another
embodiment, the DC storage component further comprises a
battery module ; the DC conversion component is configured

embodiment, normal operation of the converter 250 com
prises some overlapping time when switches 121a and 1216
of first and second boost segment 274 , 277 are both ON . It

independent of the status of the AC grid network 230 .
15 tionally or alternatively , third VM stage 265 , fourth VM
In an embodiment, system 210 further comprises DC
stage 268, and fifth VM stage 271 .
distribution network components, such as storage , conver FIG . 9A depicts a first mode of operation for the power

comprises a high voltage DC bus connecting the DC distri- 20 segments, or stages, are illustrated , similar analysis can be
bution network to the components and to the AC grid expanded for a power converter with N VM stages . In an

to provide low power DC to low power DC load compo - 25 is to be understood that during the time period that a switch
nents; and the high power DC load component comprises an
of a boost stage is ON , such as switch 121a of first boost
air conditioning unit .
segment 274, the inductor of the boost stage (i.e., winding
Aspects of the present invention further relate to the field
124a , indicated as L , ) is charged from the input source 106 .
of electronic converters and , more specifically , to a non -

Preferably, the source 106 comprises a single power source ,

isolated high voltage - gain DC /DC power electronic con - 30 such that the power converter 250 operates to provide an

verter 250 shown in FIG . 8 capable of drawing continuous
current from a single or multiple input sources in an inter -

interleaved power input to the first VM segment 259 and to
the second VM segment 262 .

leaved manner. The converter 250 comprises one or more
Still referring to FIG . 9A , at least one of switches 121a
diode-capacitor voltage multiplier (VM ) stages 253 inte
and 121b of boost stage 256 are ON at any given time,
grated with multiple boost stages 256 at the input, and uses 35 depicted by additionalmodes of operation as will be further
the VM stages 253 to help the boost stage 256 achieve a

illustrated herein . In an embodiment, normal operation of

higher overall voltage gain . The voltage conversion ratio

converter 250 comprises a first storing sequence that

duty ratios of the input boost stages 256 . The versatility of

prises a second storing sequence that includes the first

with boost stages 256 , particularly in renewable applications
such as solar farms utilizing PV panels. As described in
greater detail below ,

sequence including the second releasing sequence is illus
trated by a third mode of operation herein . In yet another
embodiment, a second storing sequence including the first

FIGS. 9A -9C are circuit diagrams describing three modes

releasing sequence is illustrated by a second mode of

depends on the number of VM stages 253 and the switch

includes the second releasing sequence , and further com

the VM stages 253 makes their use appealing for integration 40 releasing sequence . In another embodiment, a first storing

of operation of another exemplary topology embodying 45 operation herein .

aspects of the present invention . As shown, the non - isolated

DC /DC power converter 250 includes a boost topology

In the first mode ofoperation as depicted by FIG . 9A , both

switches 121a and 121b of boost stage 256 are ON such that

integrated with a VM topology to provide high voltage both windings 124a and 124b are charged from input source
106 and the current in each inductor rises linearly . The
253 comprises a plurality of VM segments 259 , 262, 265 , 50 diodes in VM stage 253 are reverse biased and do not

gains. In the illustrated embodiment, an integrated VM stage

268 , and 271.

conduct. Consequently, the capacitor voltages in VM stage

The power converter 250 further comprises a boost stage

253 remain unchanged . The output diode 167 of this

sequence according to a first control signal. For instance , the

136 supplies the load 112 . In an embodiment, the power

256 having a first boost segment 274 that performs a first

embodiment is reverse biased and , thus, the output capacitor

first sequence includes a first storing sequence and a first 55 converter 250 further comprises an output stage including
releasing sequence . A second boost segment 277 of the boost
the output capacitor 136 and the output diode 167 , wherein

stage 256 in the illustrated embodiment is electrically con nected with the first boost segment 274 and performs a
second sequence according to a second control signal.

the output stage provides power to the load 112 during the
first releasing sequence and during the second releasing
sequence.

According to aspects of the invention , the second sequence 60 FIG . 9B depicts a second mode of operation for the power
is distinct from the first sequence and comprises a second
converter 250 according to an embodiment of the present

storing sequence and a second releasing sequence . In an
embodiment, each of the boost segments 274 , 277 of the

invention . During the second mode of operation , switch
121a of first boost segment 274 is OFF and switch 121b of

tor and switch 121 comprises a MOSFET. In another

boost segment 274 is forced to flow through the charge

boost stage 256 comprises a storage component and a
second boost segment 277 is ON . Diodes in each of the first
switching component, such as winding 124 and switch 121 , 65 259, third 265 , and fifth 271 VM segments become forward
respectively . For example , winding 124 comprises an induc - biased , and the current flowing through inductor 124a of first
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pump capacitors , charging the capacitors in the first VM
segment 259, third VM segment 265 , and fifth VM segment
271 while discharging capacitors in the second VM segment
262 and fourth VM segment 268. The output diode 167 is
reverse biased and output capacitor 136 supplies load 112 . 5
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Alli = (0 .2 to 0.4 ) * Nilout
(**1 ?- d )

AlL2 = (0 .4 to 0.4 ) ~ ("N2(1 +- 1d))lout

FIG . 9C depicts a third mode of operation for the power
converter 250 according to an embodiment of the present where Il? and I_2 are the change in current values for the
invention . During the third mode of operation , switch 121a upper and lower legs of each boost stage , respectively .
of first boost segment 259 is ON and switch 121b of second 10 Furthermore, in an embodiment, the value of the inductor

boost segment 277 is OFF. Diodes in each of the second VM _
segment 262 and fourth VM segment 268, as well as output
diode 167, become forward biased , and the current flowing

124 ( indicated as L , and L , in FIGS. 9A - 9C ) is selected
based on the assumed ripple current, given by:

through inductor 124b of second boost segment 277 is

forced to flow through the charge pump capacitors , charging 15

capacitors in the second 262 and fourth 268 VM segments

of VM stage 253 , and discharging capacitors in the first 259,
third 265 , and fifth 271 VM segments . In an embodiment,
the third mode of operation comprises the second storing
sequence . In another embodiment, the second boost stage

Vind

Vind

L2 == Alla Fsw
L2

277 charges the second VM stage 262 during the second
charging the output capacitor 136 and supplying the load

where fswis the switching frequency of the power converter.
In an embodiment, the diodes are selected based upon
calculating average and rms diode currents , given by

storing sequence. Output diode 167 is forward biased ,
112 .
In an embodiment, the gain of the interleaved boost

converter depicted by the power converter 250 is given by :

Vou =Ni +(N2 +1) Vino

Vind
Vind
LiL1 == Alli
fsw

1 Dml,rms =

lom.mw= 1 Malo
Dm2, rms =

30

where d , and d2 are duty cycles for upper leg of power
converter 250 comprising the first boost stage 274 , and the
lower leg of the power converter 250 comprising the second

where IDmume denotes the current flowing through the first
boost stage 274 of the power converter 250 and 1 Dm2.rms
denotes the current flowing through the second boost stage

boost stage 277, and N , and Ny are the number of capacitors 35 277 of the power converter 250 , respectively.
connected to the switch 121 of the upper and lower legs of
FIG . 10 depicts another non -isolated DC /DC power con
the power converter 250 . Where N +N2= N , and
verter 287 embodying aspects of the invention . As shown ,
d , = d = d > 0 .5 , the interleaved boost stages 274 , 277 are power converter includes a boost topology integrated with a
operated symmetrically , and the gain of the interleaved boost VM topology , according to one embodiment of the present

converter depicted by the power converter 250 of the first 40 invention . In FIG . 10 , the power converter 287 provides high
configuration is given by
voltage gain using integrated VM stages and multiple input
sources. In the illustrated embodiment , the multiple input
sources comprise input source 106 and second input source
290 . In an alternative embodiment, the power converter 287

Voue =(N + 1) May

45 comprises a single input source. In yet another embodiment,
the first boost stage 274 and the second boost stage 277 are
connected to a single input source such as input 106 , and are
configured to provide an interleaved input to one or more
VM stages .

Additionally or alternatively , various components com

prising the power converter 250 are determined as set forth

below .

In an embodiment, the output capacitor 167 is selected 50 Referring further to FIG . 10 , converter 287 employs a
plurality of VM stages, indicated by at least a first VM
power converter, such as the power converter 250 , given by: segment 293 and a second VM stage 296 . In another

based upon calculating the rms value of currents of the

embodiment, the VM stages further comprise a third VM
segment 299 and a fourth VM segment 302 . In yet another

Icimdymas= )N 4 Iowa
1 - d

N2 + 1
1 Cm2.rms = V 1 - d

55 embodiment, the VM stages comprise N number of VM
stages . The power converter 287 is configured to operate
according to three modes of operation in a similarmanner as
described above with reference to FIGS. 9A -9C , and will be

out

where Icmrms and Icm2.rms are the current rms values for
each of the upper and lower legs of the power converter 250,
respectively .

In an embodiment, the value for inductor 124 is selected 65

based upon first setting the current ripple of the inductor to

20 % to 40 % of the output current, given by :

further described in greater detail below .

60 In the event that N number of VM stages are used , the
output voltage is given by

Voor=( +1) +(NH
( N + 1 ) Vin

our -

( N + 1 ) VP2
2

( 1 - da )
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In an embodiment, the value for inductors 124a and 124b

when the number of VM stages ( N ) is an odd number.
Similarly , the output voltage is given by

is selected such that each of the first boost stage 274 and the
second boost stage 277 operates in continuous conduction

Vow = ( 72)Am. + )

mode (CCM ), requiring minimum inductor values for the
5 inductor 124a of the first boost stage 274 and the inductor

124b of the second boost stage 277 to be :

when the number of VM stages ( N ) is an even number.
As shown in FIG . 10 , power converter 287 is capable of
operating in an interleaved manner with a single input 10
source , such as input source 106 . In an embodiment, the

output voltage of the power converter 287 when operating

with a single input source , where d , and d , are chosen to be

L1,crit =

Vinidi( 1 – di)

(N + 11
1)lou fsw€
Vin2d2 (1 – d2)
L2,crit = (N + 1)lout fow

identical (i.e., equal to d ), has an output voltage given by: 15 when N is an odd number, and requiring the minimum
values to be :

Vou = (N + 1)7Vind)
In an embodiment, the topology of the power converter
287 of FIG . 10 is modified as an alternative topology , such

Vini d?( 1 - d?)

20

L1,crit = (N + 2)lout fsw
Vin2d2( 1 - d2)
L2,crit = Nloutfsw

that the second boost stage 277 is connected to the input of
the diode of the first VM stage 293 and the charge pump
capacitor of the first VM stage 293 is connected to the first as when N is an even number.
boost stage 274 . Similarly , the first VM stage 274 provides
In another embodiment, the inductor values for the induc
an output to the second VM stage 296 , and the charge pump tor 124a of the first boost stage 274 and the inductor 124b
capacitor of the second VM stage 296 is commonly con of the second boost stage 277 are selected for the assumed

nected to the output of the first boost stage 274. The output

voltage equation for the alternative topology is similar to 3020

above when the number ofVM stages (N ) is an odd number,
and the output voltage equation for the alternative topology
is given by :

ripple current, and are given by:
Vinidi

Li - Allifs
Vin2d2

Vene=C ) + ( 72) VALEO

35

when the number of VM stages (N ) is an even number.

FIG . 11 depicts a non -isolated DC /DC power converter 40

323 with a boost topology integrated with a VM topology ,
according to one embodiment of the present invention . In
FIG . 11 , the converter 323 features the topology of FIG . 10

combined with an alternative topology . The power converter
323 is configured to operate with three modes of operation , 45

L2 = Alle fsw
In an embodiment, the diodes are selected based upon
calculating average diode currents, given by:

IDodd avg = IDeven,avg = lDout,avg Tour

and the diodes are additionally selected based upon calcu

lating rms diode currents, given by:

as described above regarding FIGS. 9A -9C and FIG . 10 . In

lostoma =V1- arlour

is determined in part based upon the number of VM stages

locnum = ??

an embodiment, the output voltage of power converter 323

( N ). When N is odd , the output voltage equation is given by
the equation above. For example , the topology of FIG . 10 50

IDeven , ms =

and the alternative topology each process half of the output
power. In other words, the average currents of output diodes
further, the output diode is selected based upon calculating
the rms diode current, given by :
167 (illustrated as Dout and Doutz ) are equal .
Still referring to FIG . 11 , in an embodiment, N is equal,
and the output voltage is dictated by the topology that 55
provides a higher output voltage . The leg receiving the input
from the first boost stage 274 competes with the leg receiv
ing the input from the second boost stage 277 , and only one
of the output diodes 167 processes the entire power while the
other is reverse biased . When N is even , putting the con - 60 where N is an odd number, and given by :
verter 323 in a parallel configuration makes sense if there is
only one input source used and d , - d . In the equations
above determine the output voltage of the third equation ,
where N is equal and a single input source 179 is used .
IDout,rms = V 1 - di lout
Additionally or alternatively , various components com - 65
prising the power converter 287 of FIG . 10 and the power

loumns= dslover

converter 323 of FIG . 11 are determined as follows.

where N is an even number.

US 9 ,929,654 B2
15

16

FIG . 12 depicts a method for providing non -isolated
DC /DC power using integrated VM stages ,according to one
embodiment of the present invention . The method begins at
356 and comprises charging a first storage component and a

capacitor in each odd numbered VM stage , charging the odd
numbered capacitors in the first 293 and third 299 VM
stages , and discharging the even numbered capacitors in the
second 296 and fourth 302 VM stages. If the number of VM

second storage component from an input source 106 during 5 stages is odd , then the output diode 167 is reverse biased and

a first mode of operation . The first storage component is
electrically connected to the second storage componentby a

the load 112 is supplied by the output capacitor 136 .
However
, if the number of VM stages is even , then the
first VM stage. According to the method , the firstmode of output diode
167 is forward biased charging the output
operation reverse biases the first VM stage . In an embodi
capacitor
136
the load 112 . In the particular
ment, the number of VM stages comprises N stages . In 10 case consideredandin supplying
FIG . 10 , since there are four VM stages,
another embodiment, the charging occurs during a firstmode
the output diode 167 is forward biased .
of operation further described above with reference to FIGS.
9A - 9C , and includes first storage component comprising

With reference to FIG . 12 , the next step occurs at 362 by
forward biasing the second VM stage 262 during a third

inductor 124a of first boost stage 274 , second storage
component comprising inductor 124b of second boost stage 15 mode of operation to discharge the second storage compo

nent such as inductor 124b of second boost stage 277
through the forward biased second VM stage 262 and to
first input source 106 and the second boost stage 277 is reverse bias the first VM 259. The process concludes at 365
with supplying an output voltage to a load 112 by an output
connected to a second input source 290 .
With further reference to FIG . 12, in another embodiment, 20 capacitor 136 . The output capacitor 136 is electrically con
a second VM stage 262 is included , and each of the first 259 nected to the first 259 and second 262VM stages by output
and second 262 VM stages comprises a charge pump capaci
diode 167, which is forward biased during the third mode of
tor and a corresponding diode, and the method further operation for charging the output capacitor 136 . In an
277 , and further includes first VM stage 259. In an alterna
tive embodiment, the first boost stage 274 is connected to a

comprises reverse biasing the diode in the first VM stage 259

embodiment, forward biasing the second VM stage 262

during the first mode of operation such that the diode does 25 during the third mode of operation reverse biases the diode

not conduct and the charge pump capacitor does not dis

charge .

In an alternative embodiment, the charging occurs during
a first mode of operation of the power converter 287 as

of the first VM stage 259 to charge the charge pump
capacitor of the second VM stage 262 and discharge the
charge pump capacitor of the first VM stage 259. In still

another embodiment, input power provided by the second

illustrated by FIG . 10 , and the current in the inductor 124 of 30 storage component comprising inductor 124 of second boost

the first boost stage 259 and the current of the inductor 124b
of the second boost stage 277 each rise linearly. In an

stage 277 is stored in the second VM stage 262 during the
third mode of operation .

as described above with reference to FIG . 10 . In yet another

VM stage 262 and supplying an output voltage occurs

embodiment, the number of VM stages comprises N stages

In an alternative embodiment, forward biasing the second

embodiment, the diodes of each VM stage of converter 287 35 during a third mode of operation of the power converter 287
are reverse biased and do not conduct. The voltages in the
as illustrated by FIG . 10 . The even numbered diodes of
capacitors of each VM stage of converter 287 remain
second 296 and fourth 302 VM stages are forward biased

unchanged , and the output diode 167 is reverse biased , thus
the load is supplied by the output capacitor 136 . In another

and the current from inductor 124b of second boost stage

277 flows through the capacitors of second 296 and fourth

embodiment, the first boost stage 274 and the second boost 40 302 VM stages charging the even numbered capacitors and
stage 277 further comprise MOSFETs, and the storage
discharging the odd numbered capacitors of first 293 and
components including first storage component comprising third 299 VM stages. If the number of VM stages is odd ,
inductor 124a of first boost stage 259 and second storage then the output diode 167 is forward biased charging the
component comprising inductor 124b of second boost stage output capacitor 136 and supplying the load 112 . However,
277 are selected such that the ripple current is between 20 % 45 if the number of VM stages is even , then the output diode
167 is reverse biased and the load 112 is supplied by the
and 40 % of the output current.
Still referring to FIG . 12 , the process continues at 359
output capacitor 136 .
with forward biasing the first VM stage 259 during a second
The Abstract and Summary are provided to help the

mode of operation to discharge the first storage component

reader quickly ascertain the nature of the technical disclo

comprising inductor 124a of first boost stage 274 through 50 sure . They are submitted with the understanding that they

the forward biased first VM stage 259 and to reverse bias a
second VM stage 262 electrically connected to the first VM

will not be used to interpret or limit the scope or meaning of
the claims. The Summary is provided to introduce a selec

stage 259 . Forward biasing the first VM stage 259 during the tion of concepts in simplified form that are further described
in the Detailed Description . The Summary is not intended to
second VM stage 262 to charge the charge pump capacitor 55 identify key features or essential features of the claimed
of the first VM stage 259 and discharge the charge pump subject matter, nor is it intended to be used as an aid in

second mode of operation reverse biases the diode of the

capacitor of the second VM stage 262 . In another embodiment, input power provided by the first storage component
comprising inductor 124a of first boost stage 274 is stored

determining the claimed subject matter.
The order of execution or performance of the operations
in embodiments of the aspects of the invention illustrated

in the first VM stage 259 during the second mode of 60 and described herein is not essential, unless otherwise speci
operation .
fied . That is, the operationsmay be performed in any order ,
In an alternative embodiment, forward biasing occurs

unless otherwise specified , and embodiments of the aspects

during a second mode of operation of the power converter

of the invention may include additional or fewer operations

287 as illustrated by FIG . 10 . All the diodes in the first 293

than those disclosed herein . For example , it is contemplated

and third 299 VM stages, in other words, all of the odd 65 that executing or performing a particular operation before ,
numbered diodes , are forward biased and the current from

inductor 124a of first boost stage 274 flows through the

contemporaneously with , or after another operation is within

the scope of aspects of the invention .
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When introducing elements of aspects of the invention or

the embodiments thereof, the articles “ a ," " an ," " and /or,"
more of the elements. The terms “ comprising," “ including,"
and “ having ” are intended to be inclusive and mean that
there may be additional elements other than the listed
“ the," and " said ” are intended to mean that there are one or

5

elements .
In view of the above, it will be seen that several advan
tages of the aspects of the invention are achieved and other

advantageous results attained .

Not all of the depicted components illustrated or
described may be required . In addition , some implementa
tions and embodiments may include additional components .
Variations in the arrangement and type of the components
may be made without departing from the spirit or scope of 15

a first boost segment performing a first sequence
according to a first control signal, the first
sequence comprising a first storing sequence and
a first releasing sequence ; and ,
a second boost segment electrically connected in
parallel with the first boost segment and perform
ing a second sequence according to a second
control signal , the second sequence comprising a
second storing sequence and a second releasing
sequence ;
a voltagemultiplier (VM ) cell electrically connected to
the boost cell, the VM cell comprising a secondary
winding and a multiplier capacitor, the secondary
winding of the VM cell coupled to the primary

tion by way of example and not by way of limitation . This

winding of the boost cell for charging the multiplier
capacitor to a DC output voltage greater than the
input voltage when the primary winding is energized
and discharging the multiplier capacitor when the
primary winding is discharged , the VM cell further
comprising :

description enables one skilled in the art to make and use the

a first VM segment electrically connected between

the claims as set forth herein . Additional, different or fewer

components may be provided and components may be

combined . Alternatively or in addition , a component may be
implemented by several components .
The above description illustrates the aspects of the inven - 20

aspects of the invention , and describes several embodiments ,

adaptations , variations, alternatives and uses of the aspects
of the invention , including what is presently believed to be 25

the best mode of carrying out the aspects of the invention .
Additionally, it is to be understood that the aspects of the
invention is not limited in its application to the details of
construction and the arrangement of components set forth in

a second VM

segment electrically connected

between the first VM segment and the first boost

the following description or illustrated in the drawings . The 30
aspects of the invention are capable of other embodiments

segment and configured to receive energy from the
second boost segment and from the first VM
segment during the second releasing sequence ;

and

and of being practiced or carried out in various ways. Also ,
it will be understood that the phraseology and terminology

used herein is for the purpose of description and should not
be regarded as limiting.
Having described aspects of the invention in detail , it will

the first and second boost segments and config
ured to receive energy from the firstboost segment
during the first storing sequence ; and

35

an output capacitor electrically connected to the VM
cell , the output capacitor being charged to the output
voltage by the multiplier capacitor when the multi
plier capacitor is discharged ; and
a DC distribution network receiving DC power via the

be apparent that modifications and variations are possible

output capacitor of each of the power converters for

without departing from the scope of aspects of the invention

distribution , wherein the power converters are config

as defined in the appended claims. It is contemplated that

various changes could be made in the above constructions , 40
products , and process without departing from the scope of
aspects of the invention . In the preceding specification ,
various preferred embodiments have been described with

ured to provide high voltage DC power to the DC
distribution network .
2. The system of claim 1, wherein the switching sequence
comprises a storing sequence in which the switch is con

reference to the accompanying drawings. It will , however,

ducting for energizing the primary winding and a releasing

be evident that various modifications and changes may be 45 sequence in which the switch is non -conducting for dis

made thereto , and additional embodiments may be imple -

charging the primary winding.

aspects of the invention as set forth in the claims that follow .
The specification and drawings are accordingly to be

charges during the releasing sequence , said charge based on
current conducted by the boost cell and the charge provided

mented , without departing from the broader scope of the
regarded in an illustrative rather than restrictive sense .

3. The system of claim 2 , wherein the output capacitor

50 by the multiplier capacitor.
4 . The system of claim 2 ,

What is claimed is:
1 . A system for providing uninterrupted high voltage DC
prising::
power to a DC distribution network , the system comprising

wherein the first sequence is distinct from the second
sequence .
5 . The system of claim 4 , wherein the first storing

one or more low voltage generation modules providing 55 sequence includes the second releasing sequence , and the

generated power , and

a plurality of high gain DC /DC power converters receiv ing the generated power from the generation modules ,

second storing sequence includes the first releasing

sequence .
6 . The system of claim 1 , further comprising:
wherein the power converters each comprise :
a DC storage component;
a boost cell electrically connected to at least one of the 60 a DC conversion component; and
generation modules for receiving a DC input voltage
a high power DC load component;
therefrom , the boost cell comprising a switch and a
wherein the DC distribution network further comprises a
primary winding, the boost cell operating the switch
high voltage DC bus connecting the DC storage com
according to a switching sequence to alternately
energize the primary winding to the input voltage 65

and to discharge the primary winding, the boost cell

further comprising :

ponent, the DC conversion component, and the high
power DC load component to the DC distribution

network and to the AC grid network via a common
connection .
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7 . A non -isolated DC /DC power converter providing high
voltage gain using integrated voltage multiplier (VM )

10 . The power converter of claim 7 , further comprising an
output stage including an output capacitor and an output

ond storing sequence and a second releasing sequence ;
a first VM stage electrically connected in parallel between

boost stage further comprises a first storage component and
a first switching component and wherein the second boost

the first boost stage and the second boost stage, the first

stage further comprises a second storage component and a

diode , wherein the output stage provides power to a load
stages , the power converter comprising:
during the first releasing sequence and during the second
a first boost stage
performing
a
first
sequence
according
to
the first
first sequence
sequence.
a first controlo signal
signal, the
sequence comprising
comprising aa 55 releasing
11
.
The
power converter of claim 7 , wherein a power
first storing sequence and a first releasing sequence;
input
is
provided
to the first boost stage and to the second
a second boost stage electrically connected with the first
boost stage by a single power source resulting in an inter
boost stage and performing a second sequence accord leaved power input to the first VM stage and to the second
ing to a second control signal, the second sequence , VM stage .
distinct from the first sequence and comprising a sec 10 12 . The power converter of claim 7, wherein the first

VM stage comprising a first diode and a first capacitor; 1 second switching component .
13. The power converter of claim 12 , wherein the storing
and ,
a second VM stage electrically connected in series
and releasing sequences define a first mode of operation in

between the first diode and the first boost stage, the

second VM stage comprising a second diode and a
second capacitor;
wherein the first VM stage receives energy from the first

boost stage during the first storing sequence ; and ,

wherein the second VM stage receives energy from the
second boost stage and from the first capacitor of the

20

which the first VM stage is reverse biased for charging the
first storage component and the second storage component
from an input source, a second mode of operation in which
the first VM stage is forward biased for discharging the first
storage component through the forward biased first VM

stage and for reverse biasing the second VM stage electri

cally connected to the first VM stage , and a third mode of

in which the second VM stage is forward biased
first VM stage during the second releasing sequence. 25 operation
for
discharging
the second storage component through the
8 . The power converter of claim 7 , wherein the first

forward biased second VM stage and for reverse biasing the
first VM stage.
14 . The power converter of claim 12 , wherein the storage
nverter
of
claim
7
wherein
the
second
components
comprise inductors, and wherein the switching
9 . The power converter of claim 7 , wherein the second 30 components compr
boost stage charges the second VM stage during the second components comprise MOSFETs .
* * * * *
storing sequence.
storing sequence includes the second releasing sequence ,
and wherein the second storing sequence includes the first
releasing sequence .

